Abstract-A novel way to obtain a very high accuracy in the bit weighting required for monolithic di@al-to-analog (D/A) converters will be deseribed. The new method combines passive division using snatched elements with a time ditision concept, needs no trimming, and is insensitive to element aging. A 12-bit monolithic D/A network with internal referenee sources, built as a test circuit, demonstrates the versatility of this new technique.
INTRODUCTION M
ONOLITHIC D/A converters have received considerable attention due to the rapidly expanding digital signal processing and microprocessor markets. Although there are numerous approaches to obtain a high-performance D/A converter, circuit design has settled down around the R-2R ladder network to obtain the required precision in binary weighting of current sources. Here the designer makes use of the excellent matching characteristics and thermal tracking of integrated components.
The accuracy of the converter is determined by the matching of the R-2R resistors and of the current source transistors. Using no trimming techniques, a 10-bit D/A converter can be designed having~LSB linearity but circuit yield in production is troublesome. Laser trimming techniques are therefore used to improve yield.
Converters based on time division, such as pulsewidth modulators, for example, require no trimming and have a high accuracy. The main disadvantage of these converters is the low conversion speed due to the high degree of filtering required to reduce the ripple on the output signal. To break through the barrier of 10-bit accuracy to achieve 12-, 14-, or in the near future, even 16-bit accuracy in a monolithic form, a new design procedure is required. A proposal will be described here which basically combines passive division using matched elements with a time division method [1] .
This method allows high accuracy without trimming in a standard IC process. A 12-bit D/A network built as a test circuit will be described to demonstrate the versatility of this new technique.
STANDARD MONOLITHIC CIRCUIT APPROACHES
A circuit diagram of the three most significant bits of an R-2R ladder network D/A converter is shown in Fig. 1(a) .
The conversion takes place by summing the collector currents of T1, T2, and T3 through the digitally controlled switches S1, S2, and S3. The binary weighting of the currents through T1, T2, and T3 requires a scaling of the emitter geometries resulting in equal base-emitter voltages of these transistors.
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Three different resistor fabrication techniques are available to the designer as shown in Table I [2]. The data in the column giving the standard deviation for resistors with a linewidth of 10 Mm and 40 Mm show that 10-bit converters with LSB linearity can be fabricated although production yield will be low. A simplified form of a pulsewidth modulator D/A converter is shown in Fig. 1(b) . In the digital circuitry a function is performed giving an output voltage equal to V,.f 
NEW DIVIDER CIRCUIT
The basic scheme of the new divider circuit is shown in Fig. 2(a) . It consists of a passive current divider and a set of switches driven by the clock generator~. The total current 21 is divided by the passive current divider into two nearly The total error is the product of two small errors, resulting in a very high overall accuracy. It is not difficult in practice to make At/t <0.1 percent and AI/I~5 percent, so an overall accuracy better than 5 X 10-5 can easily be obtained using this division stage. The value of the ripple can be reduced by optimizing the matching characteristics of the passive divideby-two stage. This reduction of the ripple allows the use of a simple low-pass filter net work consisting of only one RC network.
Generally speaking: dynamic element matching can be used advantageously in those cases where a network consists of or can be divided into a number of nearly equal elements. An improvement in overall accuracy can be obtained by a continuous and cyclic interchange of these nearly equal elements.
The average value of the output signals is a few orders of magnitude more accurate then the accuracy of the basic network.
PRACTICAL DIVIDER CIRCUIT
The practical divider circuit is shown in Fig. 3 stages (T3 to TIO ) interchange the currents 11 and 12 for equal time intervals between the output terminals 3 and 4. The rdready discussed improvement in division accuracy with respect to the current mirror is now found. In practice the base currents of the Darlington switches limit the division accuracy.
The mdy criterion determining the overall accuracy for the whole circuit is a high current gain (e g., 62> 104) for the switching transistors. This is not such a big problem while, if necessary, a special high current gain process for the transistor fabrication can be used. The value of the ripple depends on the matching characteristics of the current mirror transistors T1 and T2. This matching can be improved by inserting emitter degeneration resistors across which a voltage drop of about $ to~V is needed for an optimum matching performance. According to Table I a [f the error terms of the individual stages are made small (Al-,, <0.5 percent), then the influence of the interactions between the individual divider stages on the overall accuracy of the D/A network can be kept very low. If averaging capacitors are applied between subsequent current dividers all Ai Ai errors due to interaction would be removed.
In Fig. 5(b) the result of the calculations for the first three most important bits is shown. Although an increase of error terms is found with a rising number of the divider stage (e.g., the I/4 error term is -A1A2 + A1A3 -A2A3) this increase can be tolerated because in the overall performance a reduction of this error is found proportional to the bit weight (lr.f/fV). Now the frequency of the error ripple is the same for all the output currents and (can be chosen high to simplify the filtering. A small RC low-pass filter can be incorporated in every switched output terminal, An identical behavior for the new circuit and a very well-trimmed ladder network D/A converter is then found.
ACCURATE CURRENT MIRROR
A detailed circuit diagram of the accurate current mirror is shown in Fig. 6 . The basic current mirror consists of the current sources T, and Tz with the Darlington stage Tlz T13 to form the feedback loop.
The Darlington differential stages T3 to TIO interchange for equal time intervals the currents lCI and lCZ with respect to the summing point at the base of T13. Two cases can now be distinguished. 1) An averaging capacitor C is connected between the base terminal of T13 and the negative supply. The average value of ICI and lCZ being~q is then made equal to lin. Now because the average value Tout is equal to 14 as was shown earlier (Fig. 2) , the complete circuit results in an accurate current mirror 10Ut = li~.
2) The capacitor C is deleted. During the first half-period of the clock the current Iez is then made equal to lin resulting with an error A between the transistors T1 and Tz in an output current loUt = lin (1 + A). In the second half clock period lC1
and ICZ are interchanged so now lin = ICI which results in an output current lout = lin/ 1 + A. If A is made small (A<< 1) then this division can be approximated by a finite expansion resulting in: loUt~lin (1 -A + A2 ). After averaging over the whole clock period we obtain 10Ut~fin (1 + &A2 ). With A~0.5 percent the error term can be kept very small (c= 10-5 ). Table II summarizes the results of the error calculations for a 3-bit network incorporating an accurate current mirror.
Without the capacitor C a slight decrease in overall accuracy is found.
CURRENT REFERENCE SOURCE
An important part of a D/A converter is the reference source. Because the whole converter operates with currents a current source was taken as a reference source. The simplified circuit diagram is shown in Fig. 7 . If the resistor Rz is deleted, the circuit behaves like a simple current stabilizer.
The operation of the circuit is as follows. The resistors R with the operational amplifier A~permit equal collector currents to flow through transistors T1 and Tz. Transistor T1 has a p times larger emitter area than transistor T2. A stable operation of the circuit will give a voltage drop across resistor R 1 in accordance with this difference in emitter area. Now the current (V8 equals bandgap voltage of silicon).
The output current Z,ef is equal to the sum of 12 + 2Zl = I,ef.
The temperature coefficient can be adjusted to zero at room Here ioz is the base-emitter diode reverse current of transistor T2 at T = TO. Then R I can be calculated from kTO R1=-in p. qI1
These equations are derived from a simplified model for the reference source.
PRACTICAL DIAGRAM OF THE REFERENCE CURRENT SOURCE
The circuit diagram of the practical reference source is shown in Fig. 8 . The operational amplifier consists of a differential stage T3, Td with a p-n-p current mirror (T5, T6, T7 ) as an active load and a Darlington stage T8, T9 as an output ampli-rtiFF-+vB At high temperatures (above 80"C) the substrate leakage currents of the transistors can no longer be ignored so an increase in the temperature coefficient is found.
SCHEMATIC DIAGRAM OF 12-BIT CURRENT NETWORK
A schematic diagram of the complete 12-bit current network is shown in Fig. 10 . A 5-bit high-accuracy divider with a reference source~ref can be distinguished.
Furthermore a 7 -bit less-accurate divider consisting of 4 bits using switched dividers and 3 bits using a passive division also with a reference source I,ef cc~mpletes the 12-bit network.
Because both reference current sources are equal, an additional current divider to set the proper current relationship between the stages for the first 5 and last 7 bits is required. This current divider is ap- plied after the digital input controlled bit current switching is performed and therefcme not shown in Fig. 10 . An emitter-coupled multivibrator generates the clock frequency required for the dynamic matching procedure. A de-'"-tailed circuit diagram of the three most significant bits and the reference source is shown in Fig. 11 . Additional bonding pads ponents. The high accuracy obtained in the test circuit shows promise that an increase in the number of bits will be possible.
Using a special process combining MOS with bipolar transistors, a 16-bit monolithic converter appears to be on the horizon in the near future.
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[1] allow filtering of the ripple currents per bit with Cext if needed. High-speed applications are therefore possible too. In low- [2] speed applications filtering at tlhe output summing amplifier can be used, requiring only one capacitor. The voltage drop [3] across the reference current soumce is stabilized by the Zener diode Dz. In this way the sensitivity of the reference current [4] to supply variations [(1 /lref) (t) Zref/i3VB) s 10-4/V], already low, is further improved. A photornicrograph of the test chip is shown in Fig, 12 . Table III gives the restilts of measurements on these test chips.
CONCLUSION
The dynamic element matching method gives a simple,
